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THE DESIGN OF DIGITAL SYSTEMS
A COMPLETE SYSTEM FOR THE AUTOMATED DESIGN OF DIGITAL
SYSTEMS SHOULD BEGIN WITH AN ORIGINAL SPECIFICATION OF A
SYSTEM OPERATION AND CARRY THE DESIGN PROCESS THROUGH TO A
HARDWARE LAYOUT. IDEALLY THE SYSTEM SHOULD BE ABLE TO
FUNCTION WITHOUT OPERATOR INTERVENTION BUT PROVISIONS SHOULD
BE INCLUDED TO ALLOW THE DESIGNER TO MONITOR THE SYSTEM AS
THE DESIGN EVOLVES AND TO MODIFY THE RESULTS AT ANY POINT IN
THE DESIGN PROCESS.
IN ORDER TO ALLOW THE DESIGNER TO EXAMINE# CHECK* AND
MODIFY THE DESIGN# THE DESIGN AUTOMATION SYSTEM MUST PRODUCE
DESCRIPTIVE OUTPUTS AS THE DESIGN OF A SYSTEM PROCEEDSs
CONSIDERATION OF THE COMPLETE PROCESS OF DIGITAL SYSTEM
DESIGN INDICATES THAT THE PROCESS MAY BE BROKEN INTO FIVE
TASKS AS SHOWN IN FIGURE l.l.
THE OUTPUT OF EACH DESIGN TASK IS A DESCRIPTION OF THE
SYSTEM THAT IS MEANINGFUL TO A DESIGNERS THE DESCRIPTION
PRODUCED AT ANY POINT CAN THEN BE ANALYZED# MODIFIED AND
USED AS THE INPUT TO THE NEXT DESIGN TASK*
1.1 CONCEPTUAL DESIGN
THE FIRST PHASE IN THE DESIGN OF A DIGITAL SYSTEM
BEGINS WITH THE RECOGNITION OF A PROBLEM TO BE SOLVED AND A
DECISION TO SOLVE THE PROBLEM BY DIGITAL TECHNIQUES. THE
FIRST TASK OF THE DESIGNER IS TO DETERMINE A METHOD OR
CONCEPT OF SOLUTION *
 THIS WILL CONSIST OF SPECIFYING SUCH
THINGS AS THE TYPE OF NUMBER REPRESENTATION TO BE USED* THE
NUMBER OF INTERNAL STORAGE REGISTERS TO BE PROVIDED# AND THE
RELATION uF THE SYSTEM TO EXTERNAL INPUTS AND OUTPUTS.
THE TASK OF DESCRIBING THE OPERATION OF A DIGITAL
SYSTEM IS COMPLICATED BY THE FACT THAT UNITS SUCH AS
REGISTERS# COUNTERS* OR ADDERS ARE USED FOR DIFFERENT
PURPOSES AT DIFFERENT TIMES. INFORMATION IS TRANSFERRED TO
OR FROM VARIOUS REGISTERS DEPENDING ON THE PARTICULAR
OPERATION BEING CARRIED OUT * THE SEQUENCE OF OPERATIONS TO
BE PERFORMED WILL OFTEN DEPEND ON THE RESULTS OF PREVIOUS
OPERATIONS AS WELL AS THE CONDITION OF THE INPUTS TO THE
SYSTEM*
CONTROL LOGIC WILL EVENTUALLY BE USED TO SEQUENCE THE
OPERATIONS OF UNITS BUT DURING THE CONCEPTUAL DESIGN PHASE
THE DESIGNER SHOULD BE FREE TO CONCENTRATE AN THE OPERATION
OF THE SYSTEM AS A WHOLE* THE DETAILS OF CONTROL LOGIC AND
OPERATION TIMING SHOULD REMAIN UNSPECIFIED UNTIL THE OVERALL
STRUCTURE OF THE MACHINE IS DETERMINED* 	 REPRESENTATION OF
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THE SYSTEM AS A PROCESS FLOW CHART IS AN EFFECTIVE WAY TO
FREE THE DESIGNER FROM CONSIDERATION OF THESE DETA.LS AND
STILL DESCRIBE THE RELATIONS BETWEEN INPUT. OUTPUTo AND
;NTERNAL OPERATIONS IN A SEQUENTIAL MANNER.
THE ENTRIES IN EACH OPERATION BLOCK OF N FLOW CHART
DESCRIBE THE OPERATION OF THE ENTIRE SYSTEM AT A SPECIFIC
TIME (OR FOR A SPECIFIC STATE OF THE MACHINE). THE PATHS
BETWEEN OPERATION BLOCKS AND THE CONDITIONAL BRANCH BLOCKS
CONTAIN THE INFORMATION THAT WILL EVENTUALLY BE TRANSLATED
INTO CONTROL LOGIC * ALTHOUGH THE SEQUENCING OF OPERATIONS IS
SPECIFIED• NO TIMING INFORMATION IS INCLUDED IN THE FLOW
CHART * THE DESCRIPTION OF THE SYSTEM* UPON COMPLETION OF THE
CONCEPTUAL DESIGN PHASES CONSISTS OF A PROCESS FLOW CHART
SPECIFYING THE OPERATIONS TO BE PERFORMED BY THE SYSTEM AND
IMPLYING THE NECESSARY FUNCTIONS OF THE CONTROL LOGIC*
1 * 2 FUNCTIONAL DESIGN
THE SECOND PHASE OF THE DESIGN PROCESS INVOLVES THE
TASK 07 EXPRESSING THE IMPLIED CONTROL LOGIC EXPLICITLY AND
LISTING THE OPERATIONS TO BE PERFORMED BY EACH UNIT
(REGISTER+ COUNTCRo ETC * ) IN THE SYSTEM * COMPLETION OF THE
FUNCTIONAL DESIGN PHASE RESULTS IN A BLOCK DIAGRAM SHOWING
THE CONDITIONS (:N THE FOkM OF BOOLEAN EQUATIONS) NECESSARY
FOR AN OPERATION TO BE PERFORMED IN A GIVEN UNIT AND A STATE
TABLE REPRESENTING THE CONTROL LOGIC OF THE SYSTEM.
1 * 3 LOGICAL DESIGN
THE BLOCK DIAGRAM OF THE SYSTEMS SHOWING UNITS AND *HE
f_ CONDITIONS FOR UNIT OPERATIONS# SERVES AS THE INPUT TO THE
DETAILED LOGICAL DESIGN PHASE * DURING THIS PHASE OF DESIGN A
PARTICULAR FAMILY OF LOGIC MUST BE SELECTED AND AN OPERATING
SPEED DETERMINED ON THE BASIS OF THE NUMBER OF OPERA IONS TO
BE PERFORMED AND THE TIME AVAILABLE*
THE STATE TABLE MUST BE REDUCED9 AND THE CONTR A.: iTATE.S
SPECIFIED MUST BE ASSIGNED TO MEMORY ELEMENT CONFIGURATIONS
IN A REASONABLY EFFICIENT MANNER * IF THE 800'^EAN EQUATIONS
FROM THE BLOCK DIAGRAM ARE NOT IN MINIMAL FORM FOR THE
PARTICULAR FAMILY OF L)GIC CHOSEN; IT IF NECESSARY TO
MINIMIZE THEM * THE MINIMIZED BOOLEAN EQUATIONS 'BUST THEN BE
CONVERTED INTO CONNECTIONS OF LOGIC ELEMENTS WITH
CONSIDERATION BEING GIVEN TO PROBLEMS OF TIMING AND THE
FAN — IN/FAN —OUT CAPABILITIES OF THE ^3ARTICULAZ LOCIC ELEMENTS
CHOSEN, COMPLETION OF THIS PHASE Oi ; DESIGN ACTIVItY RESULTS
IN A DETAILED LOGIC DIAGRAM DESCRIBING THE SYSTEM*
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164 IMPLEMENTATION DEIGN
THE COMPLETE LOGIC DIAGRAM OF THE SYSTEM PROVIDES THE
INPUT TO THE lf!F-LEMENTATION# OR HARDWARE DESIGN PHASE. AT
THIS TIME THE DESIGNER MUST CONSIDER SUCH THINGS AS POWER
REQUIREMENTS# HEAT DISSIPATION, METHOD OF CONSTRUCTION*
COMPONENT PLACEMENT# AND WIRE ROUTING * COMPLETION OF THIS
PHASE OF THE DESIGN PROCESS WILL RESULT IN A HARDWARE LAYOUT
DESCRIPTION AND A WIRING LIST.
2.5 CONSTRUCTION
ALTHOUGH CONSTRUCTION IS NOT NORMALLY CONSIDERED AS A
PART OF THE DESIGN PROCESS# IT IS INCLUDED HERE BECAUSE OF
THE APPLICATIONS OF AUTOMATION IN THE CONSTRUCTION OF
DIGITAL SYSTEMS * THE TECHNIQUES OF NUMERICALLY CONTROLLED
wIRE WRAPPING AND COMPONENT INSERTION ARE WELL KNOWN AND
WIDELY APPLIED. CURRENT APPLICATION OF AUTOMATED
CONSTRUCTION IS LIMPED TO HIGH VOLUME DESIGNS BECAUSE OF
THE TIME AND EXPENSE REQUIRED TO GENERATE THE CONTROLLING
INSTRUCTIONS AND TO DEBUG TSE SYSTEM * MUCH OF THIS TIME AND
EXPENSE COULD BE ELIMINATES, IF A COMPUTER AIDED DESIGN
SYSTEM PRODUCED THE INSTRUCTIONS (PUNCHED PAPER TAPE OR
OTHER MEDIUM) AS THE FINAL DESCRIPTION OF THE SYSTEM BEING
w'ESIGNED*
I*6 COMPUTER—AIDED DESIGN
THE FIRST ATTEMPTS IN THE APPLICATION OF COMPUTERS TO
THE PROBLEM OF DESIGN AUTOMATION WERE IN THE AREAS OF
IMPLEMENTATION( AND CONSTRUCTION6 COMPUTER PROGRAMS ARE
CURRENTLY AVAILABLE TO PLACE LOGIC CARDS OR MODULES IN AN
ARRAY 50 AS TO MEET GIVEN CONSTRAINTS AND MAXIMIZE A GIVEN
CRITERIA FUNCTION. PROGRAMS FOR CHECKING THE LOADING ON
LOGIC ELEMENTS AND FOR PRODUCING PAPER TAPE FOR A WIRE
WRAPPING MACHINE ARE ALSO AVAILABLE * WORK I5 CONTINUING Iry
THE AREA OF PRINTED—CIRCUIT BOARD LAYOUT AND SOME PROGRAMS
OF THIS TYOE HAVE BEEN WRITTEN*
ALTHOUGH SOME RESEARCH HAS ALSO SEEN DOME ON THE
AUTOMATION OF THE INITIAL PHASES OF THE DESIGN PROCESS# THE
RESULTS IN THIS AREA HAVE SEEN LESS SATISFACTORY* SOMF OF
THE TECHNIQUES IN USE (ORR AND SPITZE)# (AAKHUS. SEEMAN# AND
PYAK) PERFORM LOGIC MINIMIZATION BUT REQUIRE THE INITIAL
DESCRIPTION OF THE SYSTEM TO BE ENTERED IN THE FORM OF
300 LEAN EQUATIONS * THE TASK OF GENERATING THE BOOLEAN
EQUATIONS IS THUS LEFT TO THE DESIGNERs
f
f
i
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IN ORDER TO REDUCE THE AMOUNT OF PREPARATION REQUIRED
BEFORE THE COMPUTER AIDED PORTION OF DESIGN• SEVERAL
LANGUAGES FOR DESCRIBING THE OPERATION OF A DIGITAL SYSTEM
HAVE BEEN PROPOSED (PROCTOR)o (SCHLAEPPI)• (SCHORR• H)* THE
PROPOSED LANGUAGES ARE TAILORED SPECIFICALLY FOR LARGE
STORED PROGRAM COMPUTER SYSTEMS. THE DESCRIPTION LANGUAGES
	
THEMSELVES ARE COMPOSED OF CONCEPTS MORE FAMILIAR 	 TC
PROGRAMMERS THAN LOGIC DESIGNERS	 THUS	 REDUCING THE
APPLICATION OF THESE TECHNIQUES*
SINCE THE FIRST AVAILABLE DESCRIPTION OF SYSTEM IS IN
THE FORM OF A FLOW CHART+ THE INPUT LANGUAGE TO THE
COMPUTER—AIDED DESIGN SYSTEM SHOULD BE CAPABLE OF DESCRIBING
SUCH A FLOW CHART. THE LANGUAGE SHOULD BE TAILORED TO THE
CONCEPTS AND TERMINOLOGY OF ENGINEERING DESIGNERS WITHOUT A
GREAT DEAL O F PRCGRAMMING EXPERIENCE * IN ADDITION* THE
LANGUAGE SHOULD PERMIT THE IMPLICIT DESCRIPTION CF THE
OPERATION OF A SYSTEM WITHCJT EXPLICITLY DESCRIBING THE
CONTROL LOGIC AND OPERATION TIMING*
THE COMPUTER AIDED DESIGN SYSTEM SHOULD TMEN BE ABLE TO
ACCEPT THE DESCRIPTION OF THE DESIRED SYSTEM, COMPILE THE
VERBAL DESCRIPTION INTO AN INTERNAL STRUCTURE OF LISTS AND
TABLES* AND PERFORM THE FOLLOWING FUNCTIONS
1* SIMULATION OF THE DESCRIBED DIGITAL SYSTEM*
ALTHOUGH SIMULATION OF A SYSTEM DESCRIBED ON
THE FLOW CHART LEVEL WILL NOT DETECT HAZARDS
OR RACE CONDITIONS IT MAY BE USED TO VERIFY
THE DESCRIPTION ITSELF*
2 * TRANSLAT*.ON FROM A FLOW CHART DESCRIPTION TO
A BLOCK DIAGRAM DESCRIPTION* THIS WILL
PRODUCE THE STATE TABL► AND THE LOGICAL
OPERATION TABLE FOR THE SYSTEM*
3* TRANSLATION FROM A BLOCK DIAGRAM DESCRIPTION
TO A LOGIC DIAGRAM DESCRIPTION* THIS REQUIRES
MINIMIZATION OF THE LOGIC EQUATIONS AND THE
SELECTION OF LOGIC ELEMENTS FROM A PARTICULAR
FAMILY OF LOGIC*
4* TRANSLATION FROM A LOGIC DIAGRAM DESCRIPTION
TO A HARDWARE LAYOUT	 DESCRIPTION*	 THIS
INVOLVES	 ASSIGNING	 LOGIC	 ELEMENTS	 TO
PARTICULAR LOCATIONS AND	 GENERATING	 THE
WIRING LIST FOR THE	 CHOSEN	 METHOD	 OF
CONSTRUCTION*
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1 * 7 THE CADSS SYSTEM
THE PRESENT DEVELOPMENT OF THE COMPUTER AIDED DIGITAL
SYSTEMS SYNTHESIS RGADSSD SYSTEM REPRESENTS AN ATTEMPT TO
APPLY COMPUTER—AIDED DESIGN TECHNIQUES TO THE DESIGN OF
SEQUENTIAL LOGIC SYSTEMS• THE INITIAL SCOPE OF THE STUDY IS
LIMITED TO THE DEVELOPMENT OF A FLOW CHART DESCRIPTION
LANGUAGE AND THE PRODUCTION OF COMPUTER PROGRAMS FOR
SIMULATION AND TRANSLATION TO THE BLOCK DIAGRAM DESCRIPTION*
IN ORDER TO PROVIDE A FLEXIB,E SYSTEMS THE SIMULATION INPUT
AND OUTPUT AS WELL AS THE STATE AND UNIT OPERATION TABLES
WILL BE AVAILABLE ON EITHER THE LINE PRINTER OR THE DIGITAL
TELEVISION DISPLAY SYSTEM*
IT IS ANTICIPATED THAT FUTURE DEVELOPMENT WILL BE
DIRECTEtD TOWARD COMPLETION OF THE CADSS SYSTEM ALONG THE
FOLLOWING LINES
1, DEVELOPMENT OF A PROGRAM TO REDI,CE THE STATE
TABLE;	 ASSIGN	 STATES TO MEMORY	 ELEMENT
CONFIGURATIONS# REDUCE THE BOOL EAN LOGIC EQUATIONS
AND ASSIGN LOGIC FUNCTIONS TO PARTICULAR LOGIC
ELEMENTS* THIS WILL RESULT IN A DETAILED LOGIC
DIAGRAM FOR A PARTICULAR FAMILY OF LOGIC (PROBABLY
PHILCO WDL1*
2 * DEVELOPMENT OF A PROGRAM TO OUTPUT THE LOGIC
DIAGRAM ON THE DTDS HARD COPIER OR THE GERBER
PLOTTER*
3. DEVELOPMENT OF A SIMULATOR TO VERIFY THE OPERATION
OF THE LOGIC DESIGN* AT THIS PHASE OF THE DESIGN
PROCESS MANY TIMING ERRORS CAN BE DETECTED THAT
WILL NOT BE FOUND BY SIMULATION OF THE FLOW CHART
DESCRIPTION*
4 * SINCE THE DESIGNS GENERATED BY THE COMPUTER WILL
TEND TOWARD STANDARD LOGIC CONFIGURATIONSa IT WILL
$E DESIRABLE TO ALLOW AN EXPERIENCED DESIGNER TO
MODIFY THE DESIGN# CORRECTING ERRORS DETECTED BY
SIMULATION AND POSSIBLY REDUCING THE TOTAL AMOUNT
OF LOGIC * THIS CAN BE DONE BY DISPLAYING THE
L06IC DIAGRAM ON THE DTDS AND ALLOWING DELETION
AND INSERTION OF LOGIC ELEMENTS AND CONNECTIONS•
THE DESIGNER CAN THEN MODIFY THE -'.DESIGN AS DESIRED
AND CHECK EACH MODIFICATION BY SIMULATION4
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5 *
 A PROGRAM SHOULD BE DEVELOPED TO ASSIGN LOGIC
ELEMENTS TO PARTICULAR TRAY LOCATIONS AND GENERATE
A WIRING LIST. IF THE OUTPUT OF THIS PROGRAM 15
COMPATABLE WITH THE ADD INPUT FORMAT (ADD SYSTEM
USERS MANUAL)+ THE THE PHILCO ADD SYSTEM CAN BE
USED FOR DOCUMENTATION OF THE FINAL. SYSTEM*
THE COMPLETE GADSS SYST-EX'-0	 ABOVE WILL PROVIDE
A POWERFUL TOOL FOR THE DESIGN OF SEAUEN 7At ---3 M . MUCH
OF THE TEDIOUS DOCUMENTATION AND ANALYSIS WILL BE PERFORMED
AUTOMATICALLY THUS ALLOWING THE DESIGNER TO SPEND A GREATER
PART OF HIS TIME ON CREATIVE WORK*
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2 THE FLOW CHART DESCRIPTION LANGUAGE
THE STRUCTURE OF THE INPUT LANGUAGE FOR THE COMPUTER
AIDED DIGITAL SYSTEMS SYNTHESIS (CADSS) SYSTEM WAS DEVELOPED
WITHOUT REGARD TO LINGUISTIC ASPECTS. THE MOST IMPORTANT
FACTORS CONSIDERED DURING THE DEVELOPMENT OF THE LANGUAGE
ARE SUMMARIZED BELOW
1. THE CAD GE MUST DESCRIBE THE
OPERATION OF A DIGITAL SYSTEM AT THE FLOW
CHART LEVEL
2* THE CADSS LANGUAGE MUST BE TAILORED TO THE
CONCEPTS AND TERMINOLOGY OF DIGITAL SYSTEMS
ENGINEERING DESIGNERS WITHOUT A GREAT DEAL OF
PROGRAMMING EXPERIENCE.
3. IN ADDITION TO SPECIFYING THE OPERATION OF A
SYSTEM: THE CADSS LANGUAGE MUST SERVE AS THE
INPUT TO A SIMULATOR. THIS REQUIRES THE
INCLUSION OF SIMULATION CONTROL COMMANDS SUCH
AS PRINT# READ# AND PAUSE.
4. SINCE MANY OF THE PROBLEMS IN DIGITAL SYSTEMS
DESIGN ARISE FROM INTERACTIONS OF SEPARATE
MACHINES* THE LANGUAGE MUST BE CAPABLE OF
DESCRIBING TWO OR MORE CONCURRENT INTERACTING
SYSTEMS.
THE FLOW CHART DESCRIPTION LANGUAGE PRESENTED HERE IS A
MCDIFIED FORM OF A PREVIOUS ATTEMPT IN THIS AREA OF RESEARCH
(FRANKE AND MERGLER) * USE OF THE PREVIOUS DESIGN SYSTEM
BROUGHT TO LIGHT SEVERAL DEFZCIENCES IN THE 	 ORIGINAL
VERSION. FURTHER APPLICATION OF THE CADSS LANGUAGE TO
DESIGN PROBLEMS IS NECESSARY TO DETERMINE HOW SUCESSFUL THE
MODIFICATIONS WILL BE*
2 * 1 GENERAL CONVENTIONS
THE INPUT MEDIUM FOR THE CADSS PROGRAMS IS PUNCHED
CARDS * ALL 80 COLUMNS Or A CARD MAY CONTAIN INFORMATION*
ANY CARD WITH A C IN THE FIRST COLUMN IS A COMMENT CARD*
COMMENT CARDS WILL BE PRINTED OWT WITH THE PROGRAM LISTING
BUT ARE OTHERWISE IGNORED BY THE PROC ESSOR * COMMENT CARDS
MAY APPEAR ANYWHERE IN A PROGRAM*
ALL SYNTACTIC UNITS OF THE PROGRAM S'JCH AS DECLARATIONS
OR STATEMENTS MUST BE TERMINATED BY A SPECIAL TERMINATION
CHARACTER (S) * STATEMENTS MAY BE CONTINUED FROM ONE WARD TO
THE NEXT BUT THE CONTINUATION MUST OCCL:R AT A BLANKr 1e1*9
a^
r
I
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NAMES ► WORDS ► AND NUMBERS MAY NOT BE DIVIDED * SINCE THE END
OF A STATEMEN T IS MARKED BY A SPECIAL TERMINATION CHARACTER
IT 15 NOT NECESSARY TO INDICATE CONTINUATION CARD. WHEN A
TERMINATION CHARACTER APPEARS ON A CARD THE REMAINDER OF THE
CARD IS NOT PROCESSED. THIS ALLOWS ADDITIONAL COMMENTS TO BE
PLACED ON A CARD AFTER THE TERMINATOR ► BUT THE NEXT
STATEMENT MUST BEGIN ON A NEW CARD*
EXCEPT AS NOTED ABOVE THE CARDS ARE PUNCHED IN
FREE —FORMAT FORM * AT LEAST ONE BLANK IS REQUTREO AS A
SEPARATOR BETWEEN SYNTACTIC ELEMENTS SUCH AS WORDS OR
NUMBERS BUT ANY NUMBER OF BLANKS MAY BE USED*
i N THE DESCRIPTION OF THE LANGUAGE WHICH FOLLOuS THE
SLASH (/) IS USED INSTEAD OF LEFT AND RIGHT ANGLE BRACKETS
TC DENOTE METALINGUISTIC VARIABLES * SEQUENCES OF CHARACTERS
ENCLOSED BETWEEN SLASHES REPRESENT VARIABLES WHOSE VALUES
ARE ELEMENTS OF THE CADSS LANGUAGE* FOR EXAMPLE* THE
EXPRESSION
/UNIT TYPE/
IS A VARIABLE WHICH MAY HAVE AS ITS VALUE ANY OF THE UNIT
TYPES DEFINED IN THE CADSS, LANGUAGES
2 * 2 UNITS AND DECLARATIONS
THE UNITS OF A	 CADSS	 DESCRIPTION CORRESPOND TO
HARDWARE UNITS SUCH AS MEMORY ELEMENTS OR TO FUNCTIONALLY
CONNECTED GROUPS OF MEMORY ELEMENTS SUCH AS COUNTERS	 OR
REGISTERS * ALL 'UNITS OF A SYSTEM MUST BE DECLARED IN THE
FIRST -PECTION OF THE CADSS PROGRAMa	 THE FORMAT OF THE
DECLARATION IS
/UNIT TYPE /s NAME19 NAME2 * * • * NAMEN S
THE DEFINED JNIT TYPES ARE
1e INPUT — : NPUTS ARE THE ONLY UNITS WHICH MAY BE
CHANGED FROM OUTSIDE THE SYSTEM * THE SYSTEM IS
NOT ALLOWED TO CHANGE THE VALUE OF AN INPUT*
2 * OUTPUT — OUTPUTS ARE TREATED AS MEMORY ELEMENTS
SUPPLYING INFORMATION FROM THE SYSTEM*
3 * REGIST — REGISTERS ARE GROUPS OF MEMORY ELEMENTS
THAT MAY BE SHiF 'TED RIGHT OR LEFTi SET TO ANY
DESIRED VALUE • OR INCREMENTED OR DNCREMENTED IN
BINARY SEQUENCE*
&r"
}
.1
Y
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4a DELAY — DELAYS ARE MEMORY ELEMENTS THAT MAY BE SET
BY AN INPUT AND WILL BE RESET AUTAMATICALLY AFTER
A SPECIFIED TIME INTERVAL. THE TIME INTERVAL (IN
TENTHS OF MICROSECONDS) IS SPECIFIED AS A
SUBSCRIPT.
THE UNIT TYPE MUST BE FOLLOWED BY A COLON OR PERIOD.
FOLLOWING THE COLON IS A LIST OF NAMES THAT ARE TO BE
DECLARED AS A PARTICWLAR TYPE * A NAME CONSISTS OF A
SEQUENCE OF ALPHABETIC AND/OR NUMERIC CHARACTERS BEGINNING
WITH AN ALPHABETIC. NAMES MAY BE OF ANY LENGTH BUT THE
FIRST SIX CHARACTERS OF ANY TWO NAMES MAY NOT BE THE SAME:
IF THE UNIT DECLARED CONSISTS OF MORE THAN ONE MEMORY
ELEMENT (OR IF IT CONSISTS OF SEVERAL INPUT/OUTPUT LINES
CONSIDERED AS ONE UNIT) THE NAME IS SUBSCRIPTED WITH THE
NUM3ER OF MEMORY ELEMENTS IN THE UNIT. IN THE CASE OF
COUNTERS AND REGISTERS THE LEAST SIGNIFICANT BIT IS BIT 1
AND IT IS LOC-TED IN THE LEFTMOST MEMORY ELEMENT OF THE
UNITo THE NAMES IN A DECLARATION LIST ARE SEPARATED BY
COMMAS AND THE LIST IS TERMINATED BY A So
EXAMPLES
INPUT. START• CLEARAP DATAINPUT(8) S
OUTPUT. READY• DATAOUT(10) S
REGIST. BLIFFER(10)t BUSYi STATE(3) S
ALL DECLARATIONS MUST APPEAR IN THE HEADING OF THE
CADSS FLOW CHART DESCRIPTION.
2.3 CONDITION LISTS
THE BASIC ELEMENT OF A CAD55 PROGRAM IS THE STATEMENT
WHICH I5 COMPOSED OF A CONDITION LIST AND AN OPERATION LIST,
THE TWO LISTS WILL BE DISCUSSED FIRST AND THEN THE USE OF
THE LISTS IN THE FORMATION OF STATEMENTS WILL BE CONSIDERED.
THE CONDITION LIST 15 A WELL FORMED BOOLEAN EXPRESSION
OF DEFINED UNITS OF THE SYSTEM• BOOLEAN LITERALS* AND THE
FOLLOWING OPERATORS
1. —	 LOGICAL NOT
2• +	 INCLUSIVE OR
3s LO ICAL AND
4. LOGICAL EQUALITY
56 TRANSITION TO TRUE
b. TRANSITION TO FALSE
sF.
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THE DEFINED UNITS OF THE SYSTEM MAY BE USED AS OPERANDS
IN THREE WAYS
1# IF THE ENTIRE UNIT IS TO BE USED AS THE
OPERAND THE UNSUBSCRIPTED NAME IS USED
BUFFER
2# AN OPERAND CONSISTING OF A SINGLE EIT OF A
UNIT IS INDICATED BY THE NAME WITH A SINGLE
SUBSCRIPT SUCH AS
SUFFER(1)
3. IF A SECTION (SEVERAL ADJACENT BITS) OF A
UNIT IS TO BE USED AS A SUBSCRIPT THIS IS
INDICATED BY AN EXTCNDED SUSSCRIPTc FOR
EXAMPLE• THE FIRST FOUR BITS OF BUFFER WOULD
BE REFERRED TO AS
BUFFER(1-4)
v3,.
THE LOGICAL OPERATORS (—# ♦#*) ARE USED IN THE
CONVENTIONAL MANNER6 EACH OPERATOR REQUIRES TWO OPERANDS OF
ONE SIT EACH * THE LOGICAL EQUALITY ( o ) CPERATOR REQUIRES
TWO OPERANDS WHICH MAY BE EITHER BOOLEAN LITERALS OR DEFINED
UNITS OF THE SYSTEM. THE DIMENSIONS OF BOTH OPERANDS MUST BE
THE SAME *
 THE VALUE OF AN EQUALITY OPERATION ON TWO
OPERANDS IS TRUE WHEN ALL THE CORRESPONDING BITS OF THE
OPERANDS ARE EQUAL@ FOR EXAMPLE# IF THE FIVE BIT REGISTER A
HACK BEEN SET e
(A a 00000)
HAS THE LOGICAL VALUE TRUE@ AS AN ADDITIONAL EXAMPLE# IF C
AND D ARE ONE BIT UNITS@ THEN THE EXPRESSION
— (C a D)
IS EQUIVALENT TO THE EXCLUSIVE :R OPERATION ON C AND D.
THE TRANSITIONAL OPERATORS ( I AND " ) ARE SPECIAL UNARY
OPERATORS WHICH ARE TRUE WHEN' THE SINGLE ONE BIT OPERAND
CHANGES VALUE. THE USE OF THE TRANSITION OPERATORS IS
ILLUSTRATED Ifs THE FOLLOWING EXAMPLES
('CLEAR)	 TRUE WHEN CLEAR CHANGES FROM
FALSE TO TRUE
( ' —BUFFER(3)) TRUE WHE"' T HE THIRD BIT OF
BUFFER CHANGES FROM TRUE
TO FALSE
--t
J
r
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THE NORMAL ORDER IN WHICH OPERATIONS ARE PERFORMED IN A
CONDITION LIST i5
1.	 EQUALITY OPERATION
2 *	'	 TRANSITION TO TRUE OPERATION
3. '-	 TRANSITION TO FALSE OPERATION
4. -	 NEGATION OPERATION
50 *	 AND OPERATION
6 4 +	 OR OPERATION
THE NORMAL PRECEDENCE ORDERING OF OPERATIONS MAY BE MODIFIED
dY PARENTHESIS AS DESIRED•
THE REQUIREMENT THAT ALL CONDITION LISTS BE WELL-FORMED
BOOLEN EXPRESSIONS MEANS ESSENTIALLY THAT rACH OPERATOR MUST
BE ASSOCIATED WITH THE CORRECT NUMBER OF OPERANDS IN TH E
CORRECT ORDER. TH15 IS ILLUSTRATED BY THE FOLLOWING
EXAMPLES U5ING THE UNITS
INPUT. SWITCH(4) S
OUTPUT. Ar Be Cr D S
REGIST * AREG(10)9 BREG(4) $
s
^i	 EXAMPLES OF CONDITION LISTS
A*B*!C+D)
SWITCH(1)	 (GREG s 1001)
'SWITCH(4) w -AREG(5)
A*(B+(CfSWITCH(1))+(ACTR(1)nBREG(1))+(ISWITCH(1)
*(AREG(1)+BREG(1))))
At-
2.4 OPERATION LISTS
THE OPERATION LIST IS A LIST OF COMMANDS SPECIFYING THE
OPERATION OF THE SYSTEM DURING SOME INCREMENT OF TIME• THREE
TYPES OF COMMANDS ARE DEFINED IN THE CAOSS INPUT LANGUAGE*
THE FIRST TYPE IS THE UNIT CONTROL COMMAND WHICH SPECIFIES
THE OPERATION OF A. UNIT OF THE SYSTEM* THE DEFINED UNIT
CONTROL COMMANDS ARE DESCRIBED BELOW
it SET /UNIT NAME/
ThIS SPECIFIES THAT THE UNIT ,'LAMED 15 TO BE
SET TO TRUE ( ALL Oi"(ES) .
2. RESET /UNIT NAME/
THIS 4PEC.IFIES THAT THE UNIT NAMED IS TO BE
RESET TO A LOGICAL FALSE VALUE (ALL ZEROS)*
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3 * RSHIFT /REGISTER NAME/ ADDING /BIT NAME/
THIS SPECIFIES THAT THE REGISTER NAMED IS 70,
BE SHIFTED RIGHT ONE PLACE. THE VALUE OF THE
BIT NAMED IS SHIFTED INTu THE LEFTHOST
POSITION OF THE REGISTER*
4 * LSHIFT /RFGISTER NAME/ ADDING /BIT NAME/
THIS SPECIFIES THAT THE REGISTER NAMED IS TO
BE SHIFTED LEFT ONE POSITION. THE VALUE OF
THE BIT NAMED I5 PLACED IN THE RIGHTMOST
POSITION OF THE REGISTER*
5. INCREMENT /REGISTER NAME/
THIS SPECIFIES THAT THE REGISTER NAMED 15 TO
BE INCREMENTED IN BINARY SEQUENCE*
6 * DECREMENT /REGISTER NAME;
THIS SPECIFIES THAT THE NAMED REGISTER IS Tu
BE DNCREMENTED IN BINARY SEQUENCE*
7 * tRANSFER /NAME1/ TO /NAME2/
THIS SPECIFIES THAT THE CONTENTS OF /NAMEl
ARE TO BE TRANSFERRED TO /NAME2/ *	TIME
DIMENSIONS OF THE NAMED UNITS MUST BE THE
SAME*
Be TRANSFER /BINARY LITERAL/ TO /NAME/
THIS SPECIFIES THAT THE VALUE OF THE JNIT
NAMED IS TO BE SET TO THE BINARY LITERAL®
THE DIMENSIONS OF THE OPERANDS MUST BE THE
SAME*
ANY COMMAND WHICH ATTEMPTS TO CHANGE THE VALUE GF `A
INPJT IS ILLEGAL * NAMES USED IN THE COMMANDS MAY BE E MI
AN UNSUBSCRIPTED NAME INDICATING A COMPLETE UNITr A h'I.
WITH A SINGLE SUBSCRIPT INDICATING A SINGLE BIT OF A !T:
OR A NAME WITH AN EXTENDED SU63CRIPT INDICATING A 5ECTIO''
A UNIT*
THE SECOND TYPE OF COMMAND DEFINED IS USED FOR PRC^_t'_.
SEQUENCE CONTROL * THE SINGLE COMMAND OF THIS TYPE IS
GO TO /LABEL/
^r;IS SPECIFIES THAT THE NORMAL SEQUENCE OF SYSTEM OPERATI01'
to TO BE INTERRUPTED AND TRANSFERRED TO THE POINT IN T^
PROGRAM INDICATED BY THE LABEL ( SEE SECTION 2e6)*
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THE THIRD TYPE OF COMMAND DEFINED IS USED FOR
SIMULATION CONTROL. SINCE THE SYSTEM IS TO BE SIMULATED IT
I5 NECESSARY FOR THE USER TO SPECIFY WHEN INPUTS ARE TO BE
CHANGED AND WHEN THE CONTENTS OF SPECIFIED UNITS ARE TO BE
PRINTED OUT. THE SIMULATION CONTROL CUMMAN05 DEFINED ARE
1* ACCEPT
THIS SPECIFIES THAT ONE DATA CARD 15 TO BE READ
AND THE INFORMATION ON THE CARD TRANSFERRED TO THE
UNITS DECLARED AS INPUTS * THE BINARY NUMBER IN
THE FIRST COLUMN OF THE CARD IS TRANSFERRED TO THE
FIRST BIT DECLARED AS INPUTS THE NUMBER IN THE
SECOND COLUMN IS TRANSFERRED TO THE SECOND BIT•
ETC. IF ANY COLUMN OF THE CARD IS BLANK THE
CORRESPONDING INPUT IS NOT CHANGED*
2 * DISPLAY
THIS SPECIFIES THAT THE CONTENTS OF THE UNITS
NAMED IN THE PRINT LIST ARE TO BE PRINTED• THE
PRINT LIST IS A LIST OF UNIT NAMES ENTERED DURING
SIMULATOR INITIALIZATION WHICH MAY BE CHANGED
WITHOUT RECOMPILING THE PROGRAM.
3 *
 PAUSE
THIS SPECIFIES THAT THE SIMULATION PROCESS IS TO
STOP UNTILL THE COMPUTER RUN SWITCH IS PRESSED. IN
ADDITION TO NORMAL TERMINIATION OF A SIMULATION
THIS MAY BE USED TO GIVE THE OPERATOR TIME TO
OBSERVE THE CURRENT CONDITION OF THE SYSTEM AND
PREPARE	 DATA	 CARDS
	
ACCORDINGLY.	 THIS	 I5
PAR1 CULARILY USEFUL WHEN THE SIMOLATED SYSTEM IS
TO INTERACT WITH AN OPERATORr PROCESS* OR MACHINE*
AN OPERATION LIST IS CONSTRUCTED BY FORMING A SEQUENCE
OF COMMANDS SEPARATED BY COMMAS* IF MORE THAN ONE COMMAND
APPEARS IN A LIST THE ORDER IN WHICH THE COMMANDS ARE
EXECUTED IS
1* ALL UNIT CONTROL COMMANDS (SIMULTANEOUSLY)
2 * ACCEPT COMMAND
3. DISPLAY COMMAND
4 * PAUSE COMMAND
5. SEQUENCE CONTROL (GO TO) COMMAND
IN ORDER TO ILLUSTRATE THE FORMATION OF OPERATION LISTS
ASSUME THAT THE FOLLOWING UNITS ARE DEFINED
INPUT * SWITCH(4) S
OUTPUT * A* B* Ca D S
REGIST * AREG(10)r BREG(4) S
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THEN EXAMPLES OF OPERATION LISTS ARE
SET At TRANSFER AREG(1-4) TO QREG* TRANSFER BREV TO
AREG(1-4)9 ACCEPT# DISPLAY
IN THIS CASE A IS SET TRUE# THE CONTENTS OF THE FIRST FOUR
ELEMENTS OF AREG ARE INTERCHANGED WITH THE CONTENTS OF BRECt
NEW VALUES ARE READ INTO THE FOUR ELEMENTS OF SWITCH* AND
THE CONTENTS OF THE UNITS SPECIFIED BY THE PRINT LIST ARE
PRINTED•
LSHIFT AREG ADDING AREG(1)t INCREMENT BREG* RESET A
HERE AREG IS CIRCULATED LEFT• GREG IS INCREMENTED IN BINARY
SEQUENCE AND A IS RES^i•
PAUSE* GO TO L1t SET B* RESET AREGt DISPLAY
IN THIS EXAMPLE B IS SET AND ALL 10 BITS OF AREG ARE RESETe
THE CONTENTS OF THE PRINT LIST 	 1E THEN PRINTED DURING
SI`":ULATION AND THE COMPUTER SIMULATION PROCESS STOPS. 	 WHEN
THE RUN SWITCH IS PRESSED SIMULATION WILL RESUME AT THE
POINT IN THE PROGRAM INDICATED BY THE LABEL L1• THIS
ILLUSTRATES THAT THE ORDER IN WHICH COMMANDS ARE EXECUTED IS
INDEPENDANT OF THEIR ORDER IN THE LIST-
2.5 STATEMENTS
i'HE OPERATION AND CONDITION LISTS MAY BE COMBINED TO
FORM T;;F1EE TYPES OF STATEMENTS• THE FORMAT OF THE
UNCONDITIONAL TYPE OF STATEMENT IS
THEN /OPERATION LIST/
THIS SPECIFIES OPE R ATIONS THAT ARE	 TO	 BE	 PERFORMED
REGARDLESS OF CONDITIONS EXISTING IN THE SYSTEM.
IF THE PERFORMANCE OF CERTAIN OPERATIONS IS DEPENDANT
ON THE CONDITION Or THE SYSTEM# A CONDITIONAL STATEMENT MAY
BE USED
WHEN /CONDITION LIST/ THEN /OPERATION LIST/ $
IN THIS CASE THE COMMANDS IN THE OPERATION LIST ARE EXECUTED
ONLY WHEN TH E BOOLEAN CONDITION LIST 15 TRUE•
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:N MANY CAEES A SYSTEM IS TO PERFORM EITHER OF TWO SETS
PERATIONS WITH THE PARTICULAR SET BEING DETERMINED BY
C3 —r^ ZTIUNS EXISTING It\ THE SYSTEMc THIS SITUATION IS
- I :CR IBED BY AN OPTION SATE +EN T
WHEN /CONDITION LIST/ THEN /OPERATION LIST/
ELSE /OPERATION LIST/ S
THUS IF THE CONDITION LIST IS TRUE THE COMMANDS IN THE FIRST
OPERATION LIST ARE EXECUTED& IF THE CONDITION LIST IS FALSE
T HE COMMANDS IN THE SECOND OPERATION LIST ARE EXECUTED.
EXAMPLES OF STATEMENTS (USING UNITS	 DEFINED
	
FOR
PREVIOUS EXAMPLES)
WH EN SWITCH(1) THEN R.SHIFT AREG ADDING Ot RESET A S
WH EN —A=D* l—AREG(5) THEN RESET BREG#TRANSFER 1001100100
TO AREG+ SET B+ DISPLAY S
.HEN S41TCH(2) THEN RESET AREG9 GO TO L1 ELSE
INCREMENT AREG S
'HEN R't SET As RESET B. SET Cs ACCEPT• DISPLAYc PAUSE S
THEN TRANSFER AREG(1-4) TO BREG S
2e6 LABELS
A LABEL CONSISTS OF A SEQUENCE OF ALPHABETIC AND
NUMERIC CHARACTERS BEGINNING WITH AN ALPHABETIC6 LABELS MAY
BE O r ANY LENGTH BUT THE FIRST SIX CHARACTERS MUST FORM A
UNIQUE LABEL• EITHER THE COLON OR PERIOD IS USED AS A LABEL
SEPARATOR. A LABEL MAY BE ATTACHED TO ANY STATEMENT WITH THE
FORMAT
/LABEL/t /STATEMENT/
LABELS MAY BE USED AS SUBTITLES TO ENHANCE THE MEANING
OF A PROGRA0.:• ANY STATEMENT WHICH IS REFERRED TO BY A
SEQUENCE CONTROL COMMAND (GO TO) MUST BE LABELED. IN
ADDITION A.Ni STATEMENT WHICH IS 10 BE THE ' N ITIAL STATEMENt
IN THE DE:^CRIPTION OF A SYSTEM MUST BE LABELE6: SO THAT IT
,'-AY BE REFERRED TO DURING SIMULATOR INITIALIZATION.
2.7 PROGRAM BLOCK STRUCTURE
T;-,E STATEMENTS OF A CAdSS PROGRAM CORRESPOND ROUGHLY
TO THE BLOCKS MAKING UP THE FLOW CHART OF THE SYSTEM 13EING
DESCRIBED * IN THE CASE OF A FLOW CHART DESCRIPTION OF A
SYSTEM T HE SEQUENCE OF OPERATIONS FO I LOW'S FLOW PATHS FROM
BLOCK TO BLOCK SO THAT AT A GIVEN TIME ONLY THE OPERA;IQNS
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OF ONE BLOCK MAY OCC1. 4 R. THIS BLOCK MAY BE SAID TO BE ACTIVE
AT THAT PARTICULAR TIME WHILE ALL OTHERS ARE INACTIVE*
IN THE SAME WAY THE SEQUENCZ OF OPERATIONS IN ANCAU55
PROGRA M! FOLLOWS PATHS DEFINED BY THE STRUCTURE OF THE
PROGRAM. AT A GIVEN TINE ONE (OR PREHAPS SEVERAL) OF THE
STATEMENTS ARE PERMITTED TO PERFORM OPERATIONSa THE
STATEMENTS THAT MAY PERFORM OPERATIONS AT A PARTICULAR TIME
ARE SAID TO BE POTENTIALLY ACTIVE AT THAT TIME. THE ORDER IN
WHICH STATEMENT'S BECOME POTENTIALLY ACTIVE IS DEFINED BY THE
BLOCK STRUCTURE OF THE PROGRAM AND THE SEQUENCE CONTROL
COMMANDS.
F^R PURPOSES OF DESCRIPTION IT IS USEFUL TO CONSIDER
THE STATEMENT OR STATEMENTS WHICH ARE POTENTIALLY ACTIVE AS
BEING IN CONTROL OF THE SYSTEM. (CONTROL' MAY BE CONSIDERED
AS A POINTER (OR POINTERS) WHICH MOVES THROUGH THE PROGRAM•
ALWAYS SPECIFYING THE POTENTIALLY ACTIVE STATEMENT (OR
STATEMENTS). THE TRANSFER OF CONTROL COMMAND (GO TO) MAY BE
INTERPETED AS SPECIFING THE LABEL OF THE NEXT POTENTIALLY
ACTIVE STATEMENT.
A BLOCK OF A CADSS PROGRAM CONSISTS OF ONE STATEMENT
WHICH MAY BE LABELED FOLLOWED BY ANY NUMBER OF UNLABELED
STATEMENTS. SINCE THREE DIFFERENT TYPES OF BLOCKS ARE
DEFINED IT IS NECESSARY TO INDICATE A CHANGE IN BLOCK TYPE
BY MEANS OF A BLOCK TYPE SPECIFICATION. THE FORMAT OF A
BLOCK IS
/BLOCK TYPE/. /LABEL/. /STATEMaNT/ S
/STATEMENT! S
/STATEMENT/ S
/STATEMENT/ S
THE BLOCK TYPE SPECIFICATION MAY BE OMITTED IF THE TYPE IS
THE SAME AS THAT OF THE PRECEEDING BLOCK. IF TAE TYPE
C O ECIFICATION IS PRESENT THE STATEMENT LABEL MAY BE OMITTED.
THE END OF A BLOCK (AND THE BEGINNING OF THE FOLLOWING
BLOCK) IS INDICATED BY A BLOCK TYPE SPECIFICATION• A
STATEMENT LABELS OR BOTH. ONE OBVIOUS RESULT OF THIS METHOD
OF SPECIFING BLOCKS 15 THAT NO BLOCK MAY CONTAIN AN OTHER&
1	 -
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2,7,1 BOOLEAN BLOCKS
THE BLOCK TYPE SPECIFICATION FOR A BOOLEAN BL(:;.K dS
BOOLEAN,
THE ONLY STATEMENTS PERMITTED IN A BOOLEAN BLOCK ARE BOOLEAN
STATEMENTS HAVING THE FORMAT
/UNIT NAME/ a /CONDITION LIST/ S
TnE UNIT NAMED ON THE LEFT OF THE EQUAL SIGN IS TRUE
WHENEVER 74E CONDITION LIST I5 TRUE AND FALSE WHENEVER THE
LIST IS FALSE, BOOLEAN STA ,rEMENIS MAY BE USED TO DEFINE
SIGNALS TO BE USED IN THE SYSTEM OR TO DEFINE CONNECTIONS
BETWEEN REGISTERS AND OUTPUTS-s
EXAMP:ES OF BOOLEAN STATEMENTS
INPUT, SWITCH(4) S
OUTPUT, A%B,CtD,BO0T(4) S
REGIST, AREG(10)seREG(4) S
BOOLEAN,
BOUT = BREG S
C THIS SPECIFIES THAT THE OUTPUT BUS BOUT IS
C CONNECTED TO THE REGISTER BREG,
B = AREG(1)*AREG(2)*SWITCH(1) S
C THE OUTPUT LINE B IS FORMED BY ANDING THE
C FIRST TWO BITS OF AREG AND THE FIRST BIT
C OF SWITCHo
PARITY = --BREG(1)=5REG(2ImBREG(7):
BREG(5) $
C THIS DEFINES A LANE CALLED PARITY WHICH IS
C 1 WHEN THE NUMBER OF 1 1 S IN GREG IS ODD.
ONLY OUTPUTS OR PREVIOUSLY UNDEFINED UNITS (OF ONE BIT)
MAY APPEAR ON THE LEFT OF THE EQUAL SIGN OF A BOOLEAN
STATEMENT.
2,702 SEQUENCED BLOCKS
THE BLOCK TYPE SPECIFICATION FOR A SEQUENCED BLOCK 15
SEQUENCED,
ONLY ONE STATEMENT IN A SEUUENCED BLOCK MAY BE POTENTIALLY
ACTIVE AT A GIVEN TIME« IF THE CONDITION LIST OF A
POTENTIALLY ACTIVE STATEMENT IS TRUE THE STATEMENT BECOMES
ACTIVE AND THE COMMANDS IN THE OPERATION LIST ARE EXECUTED*
tf"
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,,F THE CONDITION LIST ISF ALSE THE STA T.EM-ENT REMAINS
POTENTIALLY ACTIVE• AFTER THE OPERATION LIST OF A STATEMENT	 -
IS EXECUTEDt THE STATEMENT BECOMES INACTIVE AND THE NEXT
STATEMENT IN THE BLOCK BECOMES POTENTIALLY ACTIVE.
THUS IN THE ABSENCE OF ANY TRANSFER OF CONTROL COMMANDS
STATEMENTS BECOME POTENTIALLY ACTIVE IN SEQUENCE. WHEN THE
t-AST STATEMENT OF A SEQUENCED BLOCK IS RE#CHED9 CONTROL
PASSES TO THE NEXT BLOCK. THIS NORMAL SEQUENCE OF CONTROL
+SILL BE INTERRU PTED WHEN AN OPERATION LIST CONTAINING A
TRANSFER OF CONTROL COMMAND IS EXECUTED.
2.7.3 CONCURRENT BLOCKS
THE BLOCK TYPE SPECIFICAT;ON FOR A CONCURRENT BLOCK 15
CUNCURRENT.
*NEN CONTROL 15 in,.NS F ERRED TO A CONCURRENT SLOCA ALL
STATEMENTS IN THE BLOCK BECOME POTENTIALLY ACTIVE• THE
CONDITION LISTS OF ALL POTENTIALLY ACTIVE STATEMENTS ARE
THEN CHECKED TO DETERMINE WHICH OF THE STATEMENTS ARE TO
BECOME ACTIVE. THE COMMANDS IN THE OPERATION LISTS OF THE
ACTIVE STATEMENTS ARE EXECUTED CONCURRENTLY* IF A TRANSFER
OF CONTROL COMMAND WAS NOT EXECUTED ALL STATEMENTS IN THE
BLOCK BECOME POTENTIALLY ACTIVE AND THE PROCESS IS
REPEATED. CONTROL REMAINS AT A CONCURRENT BLOCK UNTIL A
TRANSFER OF CONTROL COMMAND IS EXECQTEDo
208 SERIAL BINARY MULTIPLIER EXAMPLE
A BINARY MULTIPLIER WAS SELECTED TO PROVIDE A SIMPLE
EXAMPLE OF SHE CADSS LANGUAGE. THE MULTIPLIER IS TO BE
DESIGNED TO ACCEPT TWO SIGNED ^'F': E,IT NUMBERS AND A START
SIGNAL# IT IS THEN TO PERFORM THE MULTIPLICATION AND
TRANSMIT A FINISH SIGNAL ON COMPLETION• THE MULTIPLICATION
IS TO BE PERFORMED BY REPEATED SERIAL ADDITION SO TWO
INTERNAL COUNTERS ARE NECESSARY FUR CONTROLLING THE
OPERATIONS. A BLOCK DIAGRAM OF THE MULTIPLIER IS SHOWN IN
FIGURE 2.1•
sl/(sm
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FIGURE 291
	
MULTIPLIER BLOCK DIAGRAM
THE FLOW CHART DESCRIBING THE MULTIPLIER OPERATION IS
PRODUCED BY :ONSIDERING THE SEUUENCE OF OPERATIONS THAT MUST
BE PERFORMECe UPON RECEIVING A START SIGNAL THE FOLLOWING
INITIALIZATION OPERATIONS MUST OCCUR•
1. RESET FINISH SIGNAL
2e ACCEPT SIGNALS ON INPUT LINES
AIN TO R(11-20) REGISTER
BIN TO B REGISTER
3e CLEAR UNUSED PART OF RESULT (R REGISTER)
4e SET SIGN BIT TO SIGN OF RESULT
5e INITIALIZE PRODUCT COUNTER TO 10
THESE OPERATIONS MAY OCCUR CONCURRENTLY AND SO ARE PLACED IN
ONE BLOCK OF THE FLOW CHARTs
IT IS THIN NECE55ARY ;0 INITIALIZE THE ADD OPERATION BY
CLEARING T KE CARRY BIT AND DECREMENTING THE PRODUCT COUNTERe
THE ADD OPERATION IS PERFORMED ONLY IF BIT 11 OF THE RESULT
REGISTER (THE LEAST SIGNIFICANT BIT OF THE MULTIPLIER) IS 1•,
IF AN ADDITION IS NECESSARY THE SHIFT COUNTER IS FIRST SET
TO 10 AND THE ,SUM AND CARRY ARE FORMED * THE R REGISTER 15
SHIFTED• THE SUM IS PLACED IN THE MOST SIGNIFICANT BIT AND
THE SHIFT COUNTER IS DECREMENTEDe THIS PROCESS IS REPEATED
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UNTIL THE SHIFT COUNTER I5 ZERO, FOLLOWING EACH ADDITION IT
IS NECESSARY TO RESTORE THE R REGISTER BY 10 ADDITIONAL
SHIFTS.
AFTER EACH ADDITION (OR SKIPPED ADDITION) THE 	 R
REGISTER IS SHIFTED ONE BIT# THE PRODUCT COUNTER i5
DECREMENTEDP AND THE R(11) BIT EXAMINED TO DETERMINE IF AN
ADDITION IS TO BE PERFORMEDe JPON COMPLETION (PCTR a U) THE
FINISH SIGNAL 15 SET AND THE MULTI .IER RETURNS TO WAIT FOR
THE NEXT INPUT. THE FLOW CHART PR DUCED IN ACCORDANCE WITH
THIS DESCRIPTION IS SHOWN IAN FIGURE 2.2.
THE CADSS DESCRIPTION OF THE MULTIPLIER (FIGURE 2.3) IS
WRITTEN NIRECTLY FROM THE FLOW CHART. FIRST ALL UNITS OF
THE SYSTEM ARE DEFINED AS !NP,,TSP OUTPUTS+ OR REGISTEkSo
THE COMBINATORIAL LOGIC USED TO GENERATE THE SUMP CARRY AND
SIGN AS WELL AS THE OUTPUT DEFINITION IS L:STED IN A BOOLEAN
BLOCK., THE OPERATION OF THE SYSTEM IS THEN DESCRIBED IN
SEQUENCED OR CONCURRENT BLOCKS.
N
^uk
YES STA R T
coN
PA 6 = 2 2
J`u M 	 /Q(1} ®r5(1) ®CARRY 
DD /
I ^Cq!{Rl' — R(1)'lp, + R(1)'CARRY + B ( l) -CARRY
:N i7H
RESET F.N,SH
TRANSFER AIN TO R (0 - 20)
TRANSFER BIN TO S
RESET R(I—to)
SET SIGN TO — (SA ®SFi)
SET PCTR TO 10
RE5ET CRRRY
PECREMENT PCTR
Rtr ►)=\ yEs
w=	 V 
I	 _I	 SET 5GTA, 70 i0
SHIFT R LEFT PLAC INKS
SUM IN BIT R(a0)
CIRCULATE 6 LEFT
TRANSFER NCARR Y
TO CARRY
QECREMENNT SCTR
I
^'U ScTR= YES
0p
5HVF"i R LEFT
PL-ACIN6 GRRRY
fN DIT R(EM
^S
No
SCT-R=
07^
DECREMEWT SUR
CIRCULATE R LEFT
SET SCTR TO 10
^---
/VD
S)oiF'T R LEFT
FLRC I W CORKY	 ?C7"R.
fns Q1T ok (a)	 0
'PC TR
O^V/S's
FIGURE 2 . is .TIPLItr R FLOW 1. HART
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OUTPUT. FINISH+ SIGN• PRODUCT(20) S
INPUT@ START+ SAP SBP AINP BIN S
REG/ST. R(20)9 B(10)8 SCTR(4)9 PCTR(4)9 CARRY S
BOOLEAN•
SUM ` (R(l)+B(1)* —CARRY + (R(1)+CARRY)*—B(1) +
(B(1)+CARRY)*—R(l) S
C	 ALTERNATIVLY THIS COULD BE WRITTEN
SUM = R(1)=5(1) nCARRY S
NCARRY = R (1) *B(1) + R(1)*CARRY
ISGN = (SA*SB)+( —SA* —SB1 S
PRODUCT = R 5
+ B(1)*CARRY S
xs
C	 INITIALIZATION OCCURS WHEN A START SIGNAL IS RECEIVED.
SEQUENCEDe STARTPOINT•
WHEN 'START THEN RESET FINISH• RESET R(1-10)9
TRANSFER AIN TO A(11-20)9 TRANSFER dIN TO
59 TRANSFER ISGN 0 SIGN* TRANSFER 0101
TO PCTR $
C	 SET UP THE ADDITION AND CHECK TO SEE IF AN ADDITION
C	 IS TO BE PERFORMEDo
CONCURRENT. SKIPCHECK.
THEN RESET CARRY9 DECREMENT PCTR S
WHEN — R(11) THEN GO TO SKIP ELSE TRANSFER
0101 TO SCTR9 GO TO ADD S
ADD. WHEN SCTR = 0000 THEN GO TC SHIFT ELSE
LSHIFT R ADDING SUMS TRANSFER NCARRY TO
CARRY9 DECREMENT SCTR9 LSHIFT B ADDING B(1) $
C	 AFTER SKIPPING AN ADDITION IT IS NECESSARY TO CHECK
C	 THE PRODUCT COUNTER FOR COMPLETION.
SEQUENCED. SKIP.
WHEN —PCTR = 0000 TMEN LSHIFT R ADDING CARRYP
GO TO SKIPCHECK ELSE GO TO SHIFT S
SHIFT * THEN LSHIFT R ADDING CARRY $
WHEN PCTR - 0000 THEN SE7 FINISH9 GO TO
STARTPOINT ELSE TRANSFER 0101 TO SCTR S
C	 THE R REGISTER MUST BE RESTORED TO ITS CORRECT POSITION
C	 AFTER EACH ADDITION.
CONCURRENT. RESTORE.
WHEN SCTR = 0000 THEN GO TO SKIPCHECK ELSE LSHIFT
R ADDING R(1)* DECREMENT SCTR $
FI^iURE 2.3	 CADSS DESCRIPTION OF MULTIPLIER
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3 THE CADSS SYSTEM IMPLEMENTATION
IN GENERAL. METHODS FOR PERFORMING THE DESIGN OF DIGITAL
SYSTEMS MAY BE SEPARATED INTO TWO GROUPS
Is OPTIMUM METHODS USING FUNDAMENTAL MATHEMATICAL
RELATIONS TO PRODUCE DESIGNS HAVING THE LEAST
POSSIBLE COMPONENT COST.
2. HEURISTIC METHODS USING APPROXIMATIONS TO PRODUCE
DESIGNS WHICH WILL BE COMPRA6LE IN COST TO THOSE
OF EXPERIENCED HUMAN DESIGNERS.
IN MANY CASES OPTIMUM METHODS ARE NOT KNOWN AND WHEN
THEY ARE KNOWN THEY REQU!RE A MUCH GREATER AMOUNT OF DESIGN
TIME THAN HEURISTIC METHODS. IN ADDITION HEURISTIC DESIGNS9
BEING SOMEWHAT RERUN DANTs ARE USUALLY EASIER TO CHECK OUT
AND MAINTAIN AND ARE MORE RELIABLE *
 WHEN A LIMITED NUMBER
OF SYSTEMS ARE "0 BE CONSTRUCTED THE COM PONENT SAVING OF A
MINIMAL DESIGN I5 USUALLY NGT SUFFICIENT TO JUSTIFY THE
INCREASED DESIGN AND CHECK OUT TIME• FOR THESE REASUNS THE
CADSS SYSTEM IS TO USE HEURISTIC DESIGN TECHNIQUES. IN
ORDER TO UTILIZE THE DESIGN EXPERIENCE OF THE ENGINEERING
DESIGNER THE	 CADSS	 SYSTEM	 WILL	 PRODUCE
	 MEANINGFUL
DESCRIPTIONS OF THE SYSTEM AS THE DESIGN PROGRESSES.	 THE
DESIGNER MAY THEN ANALYZE THESE DESCRIPTIONS
	 OF	 THE
PARTIALLY DESIGNED SYSTEM AND MODIFY THEM AS DESIREDs
IN ORDER TO PROVIDE AS MUCH ; -H?NE INDEPENDANSE AS
POSSIILE THE PROGRAMS MAKING UP THE CADSS SYSTEM ARE TO BE
WRITTEN IN FORTRAN IV@ SOME FUNCTIONS SUCH AS WORD PRCKINC
AND USE OF AUXILIARY STORAGE WILL BE MACHINE DEPENDANT,
THESE WILL BE WRITTEN AS
	 SUBROUT:NES
	
TO	 FACILITATE
CONVERSION& IN ORDER TO ACHIEVE MAXIMUM UTILIZATION
INPUT/OUTPUT ROUTINES ARE TO BE PROVIDED FOK CARDS# LINE
PRINTERS• GRAPHIC TERMINALS AND X—Y PLOTTER5•
THE COMPLETE CADSS SYSTEM WILL CONSIST OF 7 PROGRAMS
LINKED BY DATA STORAGE wN AUXILIARY MEMORY.
3.I COMPILATION
THE PURPOSE OF THE COMPILER PROGRAM IS TO TRANSLATE THE
ENGLISH DESCRIPTION OF A SYSTEM INTO A TABLE AND LIST
STRUCTURE FOR FURTHER COMPUTER PROCESSING. THE INPUT T O THE
COMPILER CONSISTS OF PUNCHED CARDS* THE COMPILER PROGRAM
GENERATES NAME AND LABEL. TABLES# PROCESSES THE CONDITION AND
OPERATION LISTS. AND PRODUCES DIAGNOSTIC MESSAGESi THE
uENERATED TABLES AND LISTS DESCRIBING THE OPERATION OF THE
SYSTEM ARE PLACED ON AUXILIARY MEMORY AND MAY BE PRINTED AS
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A USER OPTION• AFTER COi•.PILATION THE FLOW CHART SIMULATOR OR
THE TABLE GENERATOR PROGRAMS MAY BE RUN*
3.2 FLOW CHART SIMULATION
THE PURPOSE OF THE FLOW CHART SIMULATOR 15 TO VERIFY
THAT THE DESCRIPTION OF THE DESIRED SYSTEM OPERATION IS
ACCURATE. THE INPUT TO THE SIMULATOR CONSISTS OF THE TABLES
GENERATED BY THE COMPILER AND A DESCRIP T ION OF THE INPUT
SIGNALS FOR WHICH, THE SIMULATION IS TO BE RUN. THE INPUTS
Y AY BE ENTERED ON CAkDS Ok GRAPHICALLY AND THE DESIRED
OUTP,jTS MAY BE OBTAINED ON THE LINE PRINTER OR ON A GRAPHIC
DISPLAY• AFTER ANALYSIS OF THE OUTPUTS THE DESIGNER CAN
EITHER MOCIFY THE ORIGINAL DESCRIPTION OF THE SYSTEM AND
REPEAT COMPILATION OR PROCEED TO THE GENERATION OF THE STATE
AND UNIT OPERATION TABLES.
3.3 TABLE GENERATION
THE PURPOSE OF THE TABLE GENERATOR PROGRAM 15 TO
TRANSLATE FROM A TIME ORIENTED FLOW CHART DESCRIPTION OF A
SYSTEM TO A UNIT ORIENTED BLOCK DIAGRAM DESCRIPTION: THE
TABLE GENERATOR READS THE LISTS AND TABLES FROM AUXILIARY
MEMORY AND GENERATES THE STATE AND UNIT OPERATION TABLES FOR
THE SYSTEM.
THE STATE TALE IS GENERATED BY ASSIGNING STATES TO
GROUPS OF STATEMENTS AND THEN ANALYZING THE STATEMENTS TO
DETERMINE THE NEXT ACTIVE STATEMENT IN EACH CASE * GENERATION
OF THE UNIT OPERATION TABLE IS PERFORMED BY SORTING THE
OPERATION LISTS SO THAT ALL OPERATIONS ON THE SAME UNIT ARE
GROUPED TOGETHER. THE CONDITIONS NECESSARY FOR THE
PERFORMANCE OF EACH OPERATION ARE THEN OR I ED TO FORM A
BOOLEAN EXPRESSION	 SPECIFYING	 WHEN	 EACH	 PARITICULAR
0?ERATIC,N IS TO OCCUR.
THE PROGRAM WILL DISPLAY THE TABLES GENERATED (LINE
PRINTER# DIGITAL TELEVISION DISPLAY SYSTEM OR PLOTTER) AND
WILL ACCEPT MODIFICATIONS. ANY MODIFICATIONS ENTERED WILL
CAUSE ALL TABLES AND LISTS DESt.RIBING THE SYSTEM TO BE
UPDATED• UPON COMPLETION OF TABLE GENERATION THE USER CAN
PROCEED TO THE STATE ASSIGNMENT PROGRAM*
1 . x.,
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3.4 STATE ASSIGNMENT
THE STATE ASSIGNMENT PROGRAM READS THE STATE TABLE FROM
AUXILIARY MEMORY AND ASSIGNS MEMORY ELEMENT CONFIGURATIONS
TO STATES. ALTHOUGH SOME TECHNIQUES EXIST FOR OPTIMUM STATE
ASSIGNMENT IT IS DIFFICULT TO GENERALIZE TO THE
MULTI-INPUT/MULTI-OUTPUT CASE. IN ADDITION THE DESIGN TIME
REQU;RED USUALLY PROHIBITS THE USE OF AN OPTIMUM METHOD*
THE COST OF THE CONTROL LOGIC OF A SYSTEM I5 DETERMINED
3Y
1. THE NUMBER OF MEMORY ELEMENTS USED.
2. THE AMOUNT OF LOGIC REQUIRED TO GENERATE CONTROL
SIGNALS TO THE FUNCTIONAL UNITS OF THE SYSTEM.
3. THE AMOUNT OF LOGIC REQUIRED TO GENERATE THE INPUT
EQUATIONS	 DETERMINING	 THE	 NEXT	 STATE
CONFIGURATIONS•
49 THE AMOUNT OF TIME REQUIRED TO DESIGN THE CONTROL
LOGIC.
THE MINIMUM NUMBER OF MEMORY ELEMENTS WILL BE USED IF
THE STATES ARE MAPPED INTO A BOOLEAN N-CUBE. THE LOGIC
REQUIRED TO GENERATE THE CONTROL SIGNALS WILL BE MINIMIZED
IF THE MAPPING I5 SUCH THAT THE OCCURANCE OF A GIVEN
CONDITION IN ANY SPATE OF A .MAXIMAL SUB-CUBE LEADS TO THE
SAME SET OF CONTROL SIGNALS. THE LOGIC REQUIRED FOR THE
NEXT STATE SIGNALS WILL BE MINIMIZED IF THE MAPPING• IS SUCH
THAT ALL TRANSITIONS FROM STATES OF A SUB-CUBE GO TO
CORRESPONDING STATES OF OTHER SUB-CUBES.
r IN GENERAL IT WILL NOT BE POSSIBLE TO MINIMIZE BOTH TmE
CONTROL LOGIC AND THE NEXT STATE LOGIC WITH THE SAME STATE
ASSIGNMENT. IT WILL THEN BE NECESSARY TO CONSIDER SEVERAL
POSSIBLE ASSIGNMENTS IN ORDER TO PICK TP.E BEST ONE.
ONE HEURESTIC METHOD OF STATE ASSIGN.ENT THAT MAY BE
EMPLOYED IS TO GROUP STATES HAVING THE SAME SET OF CONTROL
SIGNALS FOR THE SAME SYSTEM CONDITIONS TOGETHER AND TO
WEIGHT STATE PAIRS BY THE NUMBER OF TRANSITIONS BETWEEN
PAIRED STATES. STATES MAY THEN BE ASSIGNED TO MEMORY
ELEMENT CONFIGURATIONS BY STARTING WITH THE STATES HAVING
THE GREATEST WEIGHT AND FOLLOWING THE PROCEDURE BELOW*
1. FIND THE STATE MOST CONNECTED TO A PREVIOUSLY
ASSIGNED STATE.
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2. A55IGN THAT STATE TO A CONFIGURATION A UNIT
HAMMING DISTANCE AWAY FROM THE OTHER STATE GF THL
PAIR•
3. IF THE NEW STATE IS IN ONE OF THE GROUPS OF STATES
ASSIGN ALL STATES IN THE GROUP SO AS TO FORM A
SUB-CUBE AND MARK THE ASSIGNED STATES AND MEMORY
ELEMENT .ONFIGURATIONEs
4e REPEAT UNTIL ALL STATES ARE ASSIGNED•
THE ASSIGNMENT PRODUCED IN THiJ WAY WILL USE THE MINIMUM
POSSIBLE NUMBER OF MEMORY ELEMENTS. THE AMOUNT OF LOGIC
REQUIRED WILL BE REDUCED (BUT NUT MINIMIZED).
IT IS PJ55I8LE TO ARRIVE AT A DIFFERENT APPROA:H TO THE
STATE ASSIGNMENT PROBLEM BY .HE FOLLOWING REASONING*
A. CONTROL LOGIC MAY BE REDUCED IF FCR SEVERA ►. STATES
AND THE SAME SYSTEM CONDITIONS THE SAME CONTP.OL
SIGNALS ARE REQUIRED AND THE SAME BITS OF THE
MEMORY ELEMENTS ARE TO BE CHANGED *
 IN THIS CASE
STATES ARE ASSIGNED TO SUB —CELLS OF THE N—CUBE AND
IT I5 NOT NECESSAR Y
 TO DECODE ALL STATES
COMPLETELY.
J
9. IN TYPICAL SYSTEMS HAVING SEVERAL_ INPUTSP
REGISTERSt COUNTERS9 ETC *
 THERE WILL BE MANY
DIFFERENT SYSTEM CONDITIONS AND MANY DIFFERCNT
CONTROL SIGNALS
C. THUS IN A TYPICAL SYSTEM NEARLY ALL STATES WILL
HAVE TO BE COMPLETELY DECODED AND VER1 LITTLE
LOGIC REDUCTION WILL BE POSSIBLE*
D. IN CURRENT INTEGRATED CIRCUIT LOGIC FAMILIES THE
COST OF MEMORY ELEMENTS IN BUFFER .REGISTER
CONFIGURATIONS IS COMPARABLE TO THAT OF GATES.
Eo THEREFORE IT MA BE PREFERABLE TO MINIMIZE THE
LOGIC REQUIRED TO !DECODE THE STATES RATHER THAN TO
MINIMIZE THE NUMBER OF MEMORY ELEMENTS REQUIRED•
ONE METHOD OF M1 :"'.71NG THE DECODE LOGIC REQUIRED IS
TO USE ONE MEMUR` ELL.,-,'! FOR EACH STATE, THIS WILL
ELEMINATE ALL LOGIC REQUIRED TO DECODE THE STATES AND WILL
GREATLY REDUCE THE DESIGN TIME. THE ADDITIONAL LOGIC FOR
GENERATING THE CONTROL AND NEXT STATE SIGNALS WILL DEPEND ON
THE PARTICULAR SYSTEM BUT SHOOED BE ROUGHLY COMPARABLE TO
THAT REQUIRED FOR THE PREVIOUS METHOD. A PRELEMINARY
ANALYSIS OF THIS TECHNIQUE GF STATE ASSIGNMENT INDICATES
THAT THE COST OF LOGIC ELEMENTS AND CONSTRUCTION WILL ALMOST
ALWAYS BE LESS THAN FOR THE MINIMUM MEMORY ELEMENT METHOD.
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S:"CE THE DESIGN TIME WILL ALWAYS BE LESS AND SINCE ThIS
I VPLE"E I,TATI - % +SILL 3L EASIER TO TROUBt-ESHOCT IT APPEARS TO
EE PREFEkABLE.
3,5 LOGIC GENERAT:ON
THE PURPOSE OF THE LOGI: GENLRATOR PROGRAM IS TO
TRANSLATE THE BOOLEAN LOGIC EOUATIQjjS GENERATED BY THE
REVIOUS PROGRAMS INTU A LOGIC DIPGRAMe THE PROGRAM READS
THE STATE AND UNIT OPERATION TABLES AND THE STATE_ ASSIGNMENT
FROM AUXILIARY MEMORY: T HE PROGRAM ALSO ACCEPTS A
DESCRIPTION OF THE LOGIC ELEMENTS AVAILABLE FROM CARDS OR
AUXILIARY MEMOP.Y- THE SYSTEM 15 THEN IMPLEMENTED USING TrE
DESCRIBED LOGIC ELEMENTS.
THE GENERAL PROBLEM OF FINDING A MINIMUM HARDWARE
IMPLEMENTATION USING A SPECIFIC GROUP OF LOGIC ELEMENTS AND
MULTILEVEL GATING IE UNSOLVED. THE APPROACH TO BE TAKEN IN
THE CADSS SYSTEM IS TU FACTOR OUT THE MOST USED FUNCTIONS•
!MPLEMENT THESE AND REPEAT. iT IS ANTICIPATED T HA T THE
RESULTS WI'-L SE NEAR MINIMAL BECAUSE OF THE NATURE OF THE
CONDITION LISTS IN THE ORIGINAL DESCRIPTION.
AFTER A DESIGN IS COMPLETED IT WILL BE DISPLAYED EDTDS
OR GERBER: TO ALLOW THE USER TO ANALYZE YhE RESULTS. IN ivlOST
CASES THE QSER WILL BE ABLE TO REDUCE THE LOGIC OR IMPROVE
THE SYSTEM IN SOME WAY, THE CADSS SYSTEM WILL THEN ACCEPT
ANY DESIRED MODIFICATIONS AND UPDATE THE INTERNAL LOGIC
DESCRIPTION ACCORDINGLY, THE RESULTING LOGIC DIAGRAM MAY
ALSO BE DISPLAYEDe
394 LOGIC SIMULATION
AFTER A LOGIC DIAGRAM IS OBTAINED THE LOGIC SIMULATOR
PROGRAM MAY BE USED TO VERIFY THE OPERATION OF THE SYSTEM,
THE LOGIC SIMULATOR KEADS THE DESCRIPTION OF THE LUDIC
DIAGRAM FROM AUXILIARY MEMORY AND ACCEPTS A DESIRED INPUT
SEQUENCE FROY THE USER. THE SYSTEM W! LL THEN SE SIMULATED
BY STANDARD TECHNIQUES AND THE DESIRED OUTPUTS DISPLAYED.
AFTER Sisk:LATION T^"F USER MAY RETURN TO THE LOGIC GENERATION
PROGRAM TO MAKE ADDIT&'INAL MODIFICATIONS 10 THE SYSTEM OR
PROCEED TO THE LOGIC PL..'^EMENT PROGRAM.
L_
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3.7 LOGIC PLACEMENT AND WIRE LIST uENERATION
THE LOGIC PLACEMENT PROGPAM READS THE LOGIC DIAGRAM
PRODUCED BY THE LOGIC GENERATOR PROGRAM AND ACCEPTS A
DESCKIPTION OF THE HAHDW*RE CONFIGURATION FROM TriE USER.
THE SYSTEM WILL ALLOW ANY DESIRED ELEMENTS TO BE
PREPOSITIONED OR GROUPED TOGETHER.
THE CADSS PROGRAM WILL T H EN POSITION THE REMAINING
ELEMENTS FOLLOWING A HEURISTIC PROCEDURE TO RLDUCE THE TOTAL
WIRE LENGTH SUBJECT TO CONSTRAINTS SUCH AS THE NUMBER OF
CONNECTIONS TO A TERMINAL AND THE MAXIMUM ALLOWABLE LENGTH
OF A SIGNAL PATH. AFTER COMPLETION THE LOGIC PLACEMENT WILL
BE DISPLAYED AND MAY BE MODIFIED BY THE USER.
WHEN AN ACCEPTABLE PLACEMENT IS FOUND THE CADS5 SYSTEM
WILL LIST THE LOGIC MODULES WHICH ARE TO BE PLACED IN EACH
LOCATIO` AND WILL PRINT THE W:RE CONNECTION LIST FOR THE
SYSTEM.
x
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4 THE CADSS MODEL OF A DIGITAL SYSTEM
CONSIDERABLE INSIGHT :NTO THE PROBLEM OF LOGIC
GENERATION M AY BE OBTAINED BY ANALYZING THE DIGITAL SYSTEM
-MODEL ASSUMED BY THE CADSS SYSTEM•
THE MOST COMMON MODEL OF A DIGITAL SYSTEM IS OBTAINED
BY SEPARATING THE MEMORY (STATE) ELEMENTS AND THE
COMBINATORIAL LOGIC ELEMENTS AS SHOWN IN FIGURE 4.1.
yy
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FIGURE 4.1
	
FIRST MODEL CF A DIGITAL SYSTLM
DIGIT!.L SYSTEMS OF TYPICAL COMPLEPAITY NURMALLY CONTAIN
A GROUP OF MEMOR Y ELEMENTS FUNCTIONALLY CONNECTED AS UNITS
SUCH AS REGISTERS OR COUNTERS• WHILE THESE FUNCTIONAL UNITS
MAY HAVE SOME PART IN DFTERMINING THE OVERALL SPATE OF THE
SYSTEM (FROM THE VIEWPOINT  OF AUTOMATA THEORY) THEY ARE NOT
GENERALLY CONSIDERED AS STATE ELEMENTS• IF THE FUNCTIONAL
UNITS ARE SHOWN SEPARATELY A SECOND MODEL OF A DIGITAL
SYSTEM IS OBTAINED AS SHOWN IN FIGURE 4.2.
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SECOND MOD EL OF A DIGIT AL SYSTEM
IN THIS MODEL THE COMBINATORIAi. LOGIC REC:EVES INPUTS
FROM EXTERNAL SOURCES• THE STATE ELEmENT5 AND THE FUN TIONAL
UNITS. THE COMBINATORIAL LOGIC GENERATES THE SIGNALS
DE F INING THE NEXT STATE OF THE SYSTEM* THE UNIT OPERATION
COMMANDS (RESETS SHIFT, INCREMENT, ETC2 AND ANY OUTPUTS NOT
TAKEN LA IRECTLY FROM THE FUNCTIONAL UNITS•
THE THIRD MODEL
	
IS	 FORMED	 BY	 SEPARATING	 THE
COMBINATORIAL LOGIC INTO TWO LEVELS AS SHOWN IN FIGURE 4.3.
THE OUTPUTS OF THE FUNCTIONAL UNITS ARE FIRST COMBINED WITH
THE EXTERNAL INPUTS TO FORM SIGNALS DEFINING THE CONDITION
OF THE SY5TEMi IN THE SECOND LEVEL OF LOGIC THE CONDITION
DEFINING SIGNALS ARE COMBINED WITH THE STATE OUTPUTS TO
GENERATE THE UNIT OPERATIONS NEXT STATE* AND OUTPUT SIGN4L5•
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THE THIRD MODEL CAN BE RELATED TO THE CADSS DESCRIPTION
OF A DIGITAL SYSTEM IN fHE FwLLOWING WAYS
THE INPUT LINES CORRESPOND 	 TO	 THE	 INPUT
DEFINITIONS OF THE CROSS DESCRIPTION.
THE OUTPUT LINES OF THE MODEL CORRESPOND TO THE
DEFINED OUTPUTS OF THE CAOSS DESCRIPTION. BOOLEAN
STATEMENTS ARE USED TO SPECIFY THE UNITS CONNECTED
TO THE OUTPUTS to OUTPUTS) OR THE GATING REQUIRED
TO GENERATE THE OUTPUT to OUTPUTS).
THE SYSTEM CONDITION LINES OF THE MODEL CCRRESPOND
TO THE CONDITION LISTS OF THE CADSS DESCRIPTION*
THERE WILL BE ONE CONDITION LINE FOR EACH
DIFFE'ENT CONDITION LIST@
k THE UNIT OPERATION CONTROL LINES CORRESPOND TO THE
COMMANDS IN THE UNIT OPERATION LISTS OF THE CADSS
DESCRIPTION. THE BOOLEAN EQUATION FOR EACH
OPERATION CONTROL LINE MAY BE OBTAINED BY 'ANDING'
THE CONDITION LIST WITH THE STATE FOR EACH
STATEMENT CONTAINING THE COMMAND AND THEN IORING'
THE FUNCTIONS SO FORMED*
5 THE NEXT STATE LINES OF THE MODEL DO NOT APPEAR
EXPLICITLY IN THE CADSS DESCRIPTION -OF A SYSTEM
BUT MAY BE DETERMINED FROM THE GENERATED STATE
TABLE. THE - BOOLEAN EQUATION FOR EACH NEXT STATE
LINE I5 OBTAINED BY 'ANDING' THE STATE WITH THE
CONDITION FOR EACH STATEMENT CONTAINING A TRANSFER
TO THE AARTICU_6AR NEXT STATE UNDER CONSIDERATION.
ALL OF THE FUNCTIONS cORMED IN THIS WAY ARE THEN
'ORED' TO FORM THE COMPETE EQUATION FOR THAT
PARTICULAR NEXT STATE LIME•
ALTHOUGH THIS MODEL IS USED IN THE INITIAL TRANSLATION
FROM THE CADSS DESCRIPTION TO THE BOOLEAN EQUATIONS
DESCRIBING THE SYSTEM THE FINAL LOGIC DESIGN WILL NOT BE
PARTITIONED IN THE SAME WAY *
 LOCIC REDUCTION BY FACTORING
WILL REMOVE THE DISTINCTION BETWEEN THE Two LEVELS OF LOGIC
GATING *
 SAME STATE ASSIGNMENTS WILL RESJLT IN 'BIT CHAN5E
LINES' RATHER THAN NEXT STATE LINES• THE MODEL SERVES ONLY
AS A TOOL IN TRANSLATING THE INITIAL DESCRIPTION INTO A
MATHEMATICAL FORM.
